# Analysis of the Extensibility of FPGA Reverse Engineering

Soyeon Choi, Yunjin Noh, Dohun Kim, and Hoyoung Yoo Dept. of Electronics Engineering, Chungnam National University {sychoi.cas, yjnoh.cas, dhkim21.cas@}gmail.com, hyyoo@cnu.ac.kr

## Abstract

The process of transmitting the bitstream from external memory in SRAM-based FPGA is vulnerable to attacks such as reverse engineering. The previous FPGA reverse engineering primarily focus on low-end FPGAs, supported by Xilinx ISE. This is because ISE provides readable netlists, which are essential data in reverse engineering. However, Vivado does not offer textual netlists, making it is difficult to reverse engineer the FPGAs supported by Vivado. In this paper, we propose a method to generate textual netlists in Vivado. According to experimental results, the XDLRC and XDL generated in Vivado match 99% and 75% with those generated in ISE, respectively.

Keywords: Reverse Engineering, Xilinx, VIVADO, ISE, XDL, XDLRC

## 1. Introduction

AMD Xilinx and Intel Altera FPGAs demonstrate the highest market share in the SRAM-based FPGA industry [1]. FPGA chip manufacturers typically provide EDA tools to support circuit synthesis and implementation on FPGA chips, with Xilinx offering two such tools: ISE Design Suite (ISE) for low-end FPGAs, and VIVADO Design Suite (Vivado) for the latest high-end FPGAs.

However, SRAM-based FPGAs have a critical drawback, which is that they require external memory since their internal memory gets erased when power is cut off [2]. The process of transmitting the circuit's netlist in bitstream format from external memory during power-up in FPGA systems makes it vulnerable to malicious attacks like reverse engineering [3-4].

Presently, existing FPGA reverse engineering tools primarily focus on Xilinx's low-end FPGAs, supported by Xilinx ISE. This preference stems from Xilinx ISE provision of readable text-based XDLRC (Xilinx Design Language Routing Configurable logic) and XDL (Xilinx Design language) [5], which are essential for reverse engineering. Note that, XDLRC is a file describing all available hardware resources within the FPGA and XDL is the text-



Figure 1. Flow chart to generate XDLRC in Vivado

based netlist on the FPGA. When using ISE, XDLRC and XDL are generated by only one Tcl command '*xdl*'. However, since Vivado does not support XDL and XDLRC, reverse engineering is at a fundamental level. Consequently, this paper proposes a method to generate XDLRC and XDL in Vivado, similar to those in ISE, to extend reverse engineering technology.

## 2. Netlist generation in Vivado

#### 2.1. XDLRC generation

XDLRC contains the information for all tiles in the FPGA including PLP (programmable logic point),



Figure 2. Flow chart to generate XDL in Vivado.

PIP (programmable interconnect point), and PDP (programmable data point).

In Vivado, there is no Tcl command like '*xdl*' to generate an XDLRC. However, by utilizing the Tcl commands supported by Vivado, it is possible to obtain information about FPGA hardware resources and create an XDLRC. Figure 1 illustrates the process of generating an XDLRC file in Vivado as a flowchart with Tcl commands. To extract the information of tiles, the process is repeated for all tiles. To obtain the internal structure, the process of discovering internal site details is repeated for each site type.

### 2.2. XDL generation

XDL represents the netlist of the target circuit which implemented on FPGA. To generate an XDL file in Vivado, several Tcl commands that allow obtaining the necessary information, like with XDLRC, should be used. To obtain the necessary information for the XDL, Tcl commands in Fig. 2 are required. Unlike XDLRC, only used components must be extracted, so each command is required to use the -filter {IS\_USED} option. Figure 2 represents the flowchart of the XDL generation process in Vivado. It involves obtaining information about the design part, followed by iterating through the process of obtaining all the necessary information



(a) XDLRC generated in ISE



(b) XDLRC generated in Vivado

Figure 3. XDLRC generated by (a) ISE and (b) Vivado.

about cells and nets required for design implementation for instance and net part.

## 3. Analysis of files

In this paper, experiments are conducted using the Artix-7 100T device with a speed grade of -1 and the csg324 package. ISE Design Suite version 14.7 and Vivado Design Suite version 2020.2 are employed for both XDL and XDLRC generation.

#### 3.1. Comparison of XDLRC

When comparing XDLRCs generated for the same FPGA using two EDA tools, the number and names of tiles always remain consistent as long as the FPGA device is the same. However, the 'conn's which representing the hard-wired connection between tiles or elements are not extracted by Vivado. However, for sites that include as PLPs or PDPs, the structures are same in both ISE and Vivado. In terms of PIPs, the number of PIPs confirmed in ISE and Vivado are 40,375,035 and 40,313,010, respectively. In Vivado, 62,025 PIPs are not recognized. Each of them has only one connection, linking a start wire to an end wire.

Figure 3 illustrates the internal structure of a input/output interface (IOI) tile with results obtained from both ISE and Vivado. In Fig. 3, the components



(a) XDL files generated in ISE

1 - 🗐		
	design <design name=""> <part> <ncd version="">;</ncd></part></design>	Design part
4: d	lesign "lut 6input 0" xc7a100tcsg324-1 Vivado v2021.2 ,	
5: #		
6: #	instance <name> <sitedef>, placed <tile> <site>, cfg <string> ;</string></site></tile></sitedef></name>	Instance part
7:#		
8:	inst "LUT6_inst" "SLICEL" placed CLBLL L X2Y145 SLICE_X0Y145	
9:	cfg "SLICE_X0Y145/AUSED:0 INIT:64'h0000000000000001"	
10:	;	
11: #		Net part
12:#	net <name> <type>,</type></name>	Net part
13: #		
L4: #		
15: #		
L6: #		
17:	net "I5_IBUF"	
18:	pin LUT6_inst/15	
	pin I5_IBUF_inst/O	
20:	<pre>@ pip LIOI3_TBYTESRC_X0Y143/LIOI3_TBYTESRC.LIOI_IBUF1-&gt;LIOI_I1</pre>	
21:	(spip LIOI3_TBYTESRC_X0Y143/LIOI3_TBYTESRC_LIOI_I1->LIOI_ILOGIC1_D (spip LIOI3_TBYTESRC_X0Y143/LIOI3_TBYTESRC_LIOI_ILOGIC1_D->>IOI_ILOGIC	
	(8) pip LIOIS_TBITESKC_X01143/LIOIS_TBITESKC.LIOI_ILOGICI_D=>>IOI_ILOGIC (5) pip LIOIS TBYTESKC_X01143/LIOIS TBYTESKC.IOI ILOGICI_D=>>IOI_LOGIC (6) pip LIOIS_TBITESKC_X01143/LIOIS_TBITESKC.IOI ILOGICI_D=>>IOI_ILOGIC	
23:		001518_0
24:	() pip INT_L X0Y143/INT_L.LOGIC OUTS_L18->>NN2BEGO () pip INT_L X0Y145/INT_L.NN2END0->>EL1BEG N3	
25:	() pip INT_L_X01145/INT_L_NNZENDO->>ELIBEG_N3 () pip INT_R_X1Y144/INT_R_ELIEND3->>ERIBEG_S0	
20:	<pre>@ pip INT L X2Y145/INT L.ERIENDO-&gt;&gt;IMUX L2</pre>	
28:	Opip CLBLL L X2Y145/CLBLL L.CLBLL IMUX2->CLBLL LL A2	
30:	Obib CIBER_P_X21145/CEBER_L.CEBER_IMOX2->CEBER_EF_M2	
31.	, net "O"	
32:	pin 0 OBUF inst/0	
3:	;	
34:	net "O OBUF"	
35:	pin 0 OBUF inst/I	
36:	pin LUT6 inst/0	
37:	pip CLBLL L X2Y145/CLBLL L.CLBLL LL A->CLBLL LOGIC OUTS12	
38:	pip INT L X2Y145/INT L.LOGIC OUTS L12->>NW6BEG0	
39:	pip LIOI3 SING X0Y149/LIOI3 SING.IOI IMUX34 0->IOI OLOGICO D1	
10:	(a pip LIOI3 SING X0Y149/LIOI3 SING.IOI OLOGICO D1->>LIOI OLOGICO OQ	
11:	() pip LIOI3_SING_X0Y149/LIOI3_SING.LIOI_OLOGIC0_0Q->>LIOI_00	
12:	, – – –	
13: #		Summary part
	SUMMARY	Summary part
45:#	Number of Primitive Insts: 8	
16:#	Number of Nets: 14	
47: #		

(b) XDL files generated in Vivado

### Figure 4. XDL generated by (a) ISE and (b) Vivado.

highlighted in red boxes are showed only in the XDLRC generated in ISE. The blue boxes in Fig. 3 are extracted components with any EDA tools.

#### 3.2. Comparison of XDL

To generate XDL, an RTL design which describes the target circuit design is required. In this paper, the RTL instantiated a 6-input LUT primitive with 6 inputs and 1 output is used as an example design.

When comparing the XDL, as depicted in Fig. 4, the PLP and PDP used for circuit implementation are equally extracted from both EDA tools. However, in

the case of PDP, it is expressed as a Boolean function in ISE and Hexadecimal in Vivado. The difference between XDL lies in the presence or absence of dummy cells. In XDL generated in ISE, additional dummy cells highlighted by red box in Fig. 4 with names are included. In XDL files generated by Vivado, information about the dummy cells used for route-through is not provided.

In net part, the pin part of the net is extracted the same, but some pin names are different, like the yellow boxes in Fig. 4. In addition, the composition of the PIP that constitutes the net vary due to the difference between P&R algorithm of ISE and Vivado, and in Fig. 4, PIPs expressed in yellow boxes mean the difference between the net generated by the two EDA tools.

## 4. Conclusion

In this paper, we proposed a method for generating textual netlists in both ISE and Vivado. By comparing the XDL and XDLRC files using the proposed method, it is found that 99% and 75 % match are achieved, respectively. Therefore, it becomes feasible to extend the applicability of existing reverse engineering tools cover devices supported by Vivado through the acquisition of essential textual netlists.

## Acknowledgements

This work was supported by the National Research Foundation of Korea(NRF) grant funded by the Korea government(MSIT) (No. 2022R1A5A8026986), Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (2021R111A3055806), and Institute of Information & communications Technology Planning & Evaluation (IITP) grant funded by the Korea government(MSIT) (2022-0-01170)

## References

[1] S. Wallat, M. Fyrbiak, M. Schlögel and C. Paar, "A look at the dark side of hardware reverse engineering - a case study," *IEEE 2nd International Verification and Security Workshop (IVSW)*, 2017, pp. 95-100

[2] E. De Mulder et al., "Electromagnetic Analysis Attack on an FPGA Implementation of an Elliptic Curve Cryptosystem," *EUROCON 2005*, pp. 1879-1882.

[3] Z. Ding, Q. Wu, Y. Zhang, and L. Zhu, "Deriving an NCD file from an FPGA bitstream: Methodology, architecture and evaluation," *Microprocessors Microsystems-Embedded Hardware Des.*, vol. 37, no. 3, pp. 299–312, 2013.

[4] T. Zhang, J. Wang, S. Guo and Z. Chen, "A Comprehensive FPGA Reverse Engineering Tool-Chain: From Bitstream to RTL Code," in *IEEE Access*, vol. 7, pp. 38379-38389, 2019.

[5] Hoyoung Yu, et al. "Recent advances in FPGA reverse engineering." *Electronics*, vol. 7, no. 10, 2018.